Science
Technology
Environment
Arts & Education
Business
Health
Society
Search
Capacitance
Two-step SAR ADC reduces capacitance and power
12-bit, 10 MS/s two-step sub-ranging SAR ADC with top-plate dividing architecture for residue amplification, achieving 65.7 dB SNDR and 14.5 fJ/conversion-step FoM in 65 nm CMOS.